

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6






FIG. 7

FIG. 8

Input		Output
Access size	Address	Converted address
w (32 Bits)	A1, A0	A1, A0
hw (16 Bits)	A1, A0	$\overline{A1}$, A0
B (8 Bits)	A1, A0	$\overline{A1}$, $\overline{A0}$

FIG. 9




FIG. 10A




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18

Input			Output
Endian	Access size	Address	Converted address
Same	\times	A1, A0	A1, A0
Different	w (32 Bits)	A1, A0	A1, A0
Different	hw (16 Bits)	A1, A0	$\overline{A1}$, A0
Different	b (8 Bits)	A1, A0	$\overline{A1}$, $\overline{A0}$

FIG. 19A




FIG. 19B

